rustv - A minimal, intentionally inaccurate RISC-V ISA simulator in Rust

Branch	Commit message	Author	Age
master	chore(Changelog): add clog config	David Li	8 years

Tag	Download	Author	Age
0.5.1	commit bf95ae676d...	David Li	8 years
0.5.0	commit 657d1fb5aa...	David Li	8 years
0.4.1	commit 4a56b90b38...	David Li	8 years
0.2.5	commit 7a3dae00d7...	David Li	8 years

Age	Commit message	Author	Files	Lines
2016-01-06	Bump version to 0.2.50.2.5	David Li	2	-2/+1
2016-01-06	Implement LUI, AUIPC	David Li	3	-0/+13
2016-01-06	Implement LB, SB, LBU	David Li	2	-52/+76
2016-01-06	Bump version to 0.2.4	David Li	1	-1/+1
2016-01-06	Correct s_imm calculation	David Li	1	-2/+2
2016-01-06	Bump version to 0.2.3	David Li	1	-1/+1
2016-01-06	Fix default read_instruction implementation	David Li	1	-1/+1
2016-01-06	Bump version	David Li	1	-1/+1
2016-01-06	Get rid of Box in memory refs	David Li	3	-32/+44
2016-01-05	Upload elfloader separately	David Li	2	-5/+10
[...]

Clone
https://git.lidavidm.me/rustv