aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorDavid Li <li.davidm96@gmail.com>2016-01-09 15:34:00 -0700
committerDavid Li <li.davidm96@gmail.com>2016-01-09 15:34:00 -0700
commit02e28802676127d1ee71f9a751a0da8f0890204b (patch)
tree6de08b1e9ec677eb26f03c56ee37de61070aa009 /src
parentb7ba05db1185849b955f23e1ab023b1819243ddf (diff)
Add core_id to core, syscalls
Diffstat (limited to 'src')
-rw-r--r--src/simulator.rs21
-rw-r--r--src/syscall.rs2
2 files changed, 16 insertions, 7 deletions
diff --git a/src/simulator.rs b/src/simulator.rs
index c1a300d..f675e58 100644
--- a/src/simulator.rs
+++ b/src/simulator.rs
@@ -20,7 +20,8 @@ use register_file::RegisterFile;
use syscall::SyscallHandler;
use trap::Trap;
-pub struct Core<'a>{
+pub struct Core<'a> {
+ id: usize,
pc: isa::Address,
registers: RegisterFile,
stall: u32,
@@ -34,16 +35,18 @@ pub struct Core<'a>{
pub struct Simulator<'a, T: SyscallHandler> {
cores: Vec<Core<'a>>,
memory: SharedMemory<'a>,
+ caches: Vec<SharedMemory<'a>>,
syscall: T,
}
impl<'a> Core<'a> {
// TODO: take Rc<RefCell<>> to Memory as well?
- pub fn new(entry: isa::Address, sp: isa::Address,
+ pub fn new(id: usize, entry: isa::Address, sp: isa::Address,
cache: SharedMemory<'a>, mmu: Box<Mmu + 'a>) -> Core<'a> {
let mut registers = RegisterFile::new();
registers.write_word(isa::Register::X2, sp);
Core {
+ id: id,
pc: entry,
registers: registers,
stall: 0,
@@ -55,6 +58,10 @@ impl<'a> Core<'a> {
}
}
+ pub fn registers(&mut self) -> &mut RegisterFile {
+ &mut self.registers
+ }
+
fn step(&mut self, inst: isa::Instruction, system: &mut SyscallHandler) {
let pc = self.pc;
@@ -331,7 +338,7 @@ impl<'a> Core<'a> {
},
isa::opcodes::SYSTEM => match inst.i_imm() {
0x0 => {
- if let Some(trap) = system.syscall(&mut self.registers) {
+ if let Some(trap) = system.syscall(self.id, &mut self.registers) {
self.trap(trap);
}
}
@@ -340,7 +347,8 @@ impl<'a> Core<'a> {
}
},
_ => {
- panic!("Invalid opcode: 0x{:02X} at PC 0x{:X}", inst.opcode(), pc);
+ panic!("Invalid opcode: 0x{:02X} at PC 0x{:X} in instruction {:?}",
+ inst.opcode(), pc, inst);
}
}
self.pc += 4;
@@ -389,8 +397,9 @@ impl<'a, T: SyscallHandler> Simulator<'a, T> {
}
fn report(&self) {
- for (i, core) in self.cores.iter().enumerate() {
- println!("Core {}: stalled {} of {}", i, core.stall_count, core.cycle_count);
+ for core in self.cores.iter() {
+ println!("Core {}: stalled {} of {}",
+ core.id, core.stall_count, core.cycle_count);
}
}
diff --git a/src/syscall.rs b/src/syscall.rs
index 41a0fcd..4620e5f 100644
--- a/src/syscall.rs
+++ b/src/syscall.rs
@@ -19,5 +19,5 @@ use trap;
pub trait SyscallHandler {
// Can't take cache because syscall can't stall
- fn syscall(&mut self, registers: &mut RegisterFile) -> Option<trap::Trap>;
+ fn syscall(&mut self, core_id: usize, registers: &mut RegisterFile) -> Option<trap::Trap>;
}