aboutsummaryrefslogtreecommitdiff
path: root/src/memory.rs
diff options
context:
space:
mode:
authorDavid Li <li.davidm96@gmail.com>2016-01-04 18:30:36 -0700
committerDavid Li <li.davidm96@gmail.com>2016-01-04 18:30:36 -0700
commit7c2e626e99c6167444de52fb63509814644a11a3 (patch)
treed121897903e99ebc2950c09ca36c0f4f0cc4849d /src/memory.rs
parent6b3d1df04776406a39b3fd0fab18e49b92c84190 (diff)
Get rid of unused code
Diffstat (limited to 'src/memory.rs')
-rw-r--r--src/memory.rs11
1 files changed, 3 insertions, 8 deletions
diff --git a/src/memory.rs b/src/memory.rs
index 371a0a3..b90170b 100644
--- a/src/memory.rs
+++ b/src/memory.rs
@@ -35,6 +35,9 @@ pub trait MemoryInterface {
fn step(&mut self);
+ // fn prefetch(&mut self, address: isa::Address);
+ // fn invalidate(&mut self, address: isa::Address);
+
fn read_word(&mut self, address: isa::Address) -> Result<isa::Word>;
fn write_word(&mut self, address: isa::Address, value: isa::Word) -> Result<()>;
@@ -275,14 +278,6 @@ impl<'a> DirectMappedCache<'a> {
let offset_mask = !(self.block_words * 4 - 1);
address & offset_mask
}
-
- pub fn prefetch(&mut self, address: isa::Address) {
-
- }
-
- pub fn invalidate(&mut self, address: isa::Address) {
-
- }
}
impl<'a> MemoryInterface for DirectMappedCache<'a> {