aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDavid Li <li.davidm96@gmail.com>2016-01-11 09:58:59 -0700
committerDavid Li <li.davidm96@gmail.com>2016-01-11 09:58:59 -0700
commit5c59bbe2b4ed58d28415ad1e67cb909f5965b238 (patch)
treeb0d88109580143eae0057b3a22682f2548256895
parentced4b184b70015bd78db9b36ac9fdde6309983af (diff)
Give player 2 correct core_id arg
-rw-r--r--TODO.md1
-rw-r--r--src/main.rs2
2 files changed, 2 insertions, 1 deletions
diff --git a/TODO.md b/TODO.md
index b5afe53..277ccc7 100644
--- a/TODO.md
+++ b/TODO.md
@@ -19,6 +19,7 @@ https://git.lidavidm.me/cacheracer/.
- [ ] Make sure `ReverseMmu` maps addresses correctly (i.e. 0x0 should
map to an actual array element)
+ - [ ] `ReverseMmu` needs to mark VA 0x0 as invalid somehow
- [x] Sneak attack/retreat needs to be per-core
- [ ] Implement global data structures
- [ ] Player status
diff --git a/src/main.rs b/src/main.rs
index 143fcc8..7d17d48 100644
--- a/src/main.rs
+++ b/src/main.rs
@@ -109,7 +109,7 @@ fn main() {
i, start2, (0x100000 * (i + 1)) as u32, core_cache,
Box::new(memory::ReverseMmu::new(0x4000000))
);
- core.registers().write_word(isa::Register::X10, i as isa::Word);
+ core.registers().write_word(isa::Register::X10, (i - 4) as isa::Word);
cores.push(core);
}