index
:
rustv
master
A minimal, intentionally inaccurate RISC-V ISA simulator in Rust
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
isa
/
funct7.rs
blob: f3446fbc429d3264bc387963d251241910e2cbce (
plain
)
1
2
pub const ADD_SRL: u32 = 0x0; pub const SUB_SRA: u32 = 0x1;